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Abstract – Charge pump is circuit that produces voltage 
higher than supply voltage or negative voltage. Today, 
charge pumps became an essential parts of electronic 
equipment. The integration of charge pumps directly 
into the target system allows manufacturers to feed a 
complex system with many specific power requirements 
from a single source. However, charge pump efficiency 
is relatively small. This paper is devoted to questions of 
efficiency of presented variant of charge pump. Thus 
efficiency as dependence on number of stages, clock 
frequency, output current and MOSFETs sizes of 
presented charge pump was simulated. The aim of this 
study is determination of MOSFETs sizes and theirs 
influence to efficiency and output voltage. Complex 
optimization of this circuit will follow in the next period. 
Keywords-2-phase Charge Pump; efficiency; switch 
size determination. 
I.  INTRODUCTION 
Generally known variant of charge pump is 
Dickson Charge Pump (DCP) [1]. Design rules for 
DCP are summarized in [2]. The differential voltage 
ΔV between nodes n and n+1 is 
 TEnn VVVVΔV −=−= +1  (1) 
where VE is voltage gain, VT is threshold voltage. 
Value of voltage gain decreased by stray 
capacitance of node as follows 
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where VE is voltage gain, CT is transfer 
capacitance, CS is stray capacitance, VCLK is amplitude 
of clocks. 
Since the output voltage applies according 
 ( ) TTΕINOUT VVVNVV −−⋅+=  (3) 
where VOUT is output voltage, VIN is input voltage, 
N is number of stages, VE is voltage gain, VT is 
threshold voltage. 
The threshold voltage of used transistors has 
usually cardinal effect to resulted value of the output 
voltage. This parameter limits the DCP 
implementation, especially for supply voltage lower 
than 1 V. Therefore, sub-volt applications must use 
other circuit solutions of charge pumps [3], [4].  
Generally used principle for the threshold effect 
suppression is a change of connection of the transfer 
transistor from diode mode to switch mode [5], [6], 
[7]. For this solution, voltage drop between two nodes 
is decreased from the threshold gate-source voltage to 
the saturation voltage of channel, only. 
II. PRESENTED VARIANT OF CHARGE PUMP 
Presented variant of charge pump [8] uses 2-phase 
clocks. One cell of this charge pump is shown in 
Fig. 1. The cell consists of five transistors (M1 to M5) 
and transfer capacitor (CT).  
This block is driven by clock signals according to 
Fig. 2. 
In the first phase (CLK1 = VDD, CLK2 = VDD), 
transistors M1, M3 and M5 are closed. Thus transfer 
capacitor CT is biased to supply voltage VDD.  
In the second phase (CLK1 = GND, 
CLK2 = GND), transistors M2 and M4 are closed. 
Thus transistor M2 holds bias transistor M5 in 
disconnected state. Transistor M4 connects the transfer 
capacitor CT between input and output of cell. 
Therefore, input voltage is increased by a voltage of 
transfer capacitor from previous (biased) phase. 
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Figure 1.  One cell of proposed charge pump [8]. 
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 In the last phase (CLK1 = GND, CLK2 = VDD), all 
transistors are opened. 
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Figure 2.  Waveforms of 2-phase clocks. 
Driving clocks from Fig. 2 have overlapped 
character. Symbols W1 and W2 mark width of pulses 
both clock signals. PER is period. The optimal values 
of W1, W2 were estimated in previous period [8]. 
III. DESIGN ALGORITHM 
The design rules for estimation of parameters of 
presented charge pump is summarized to 
undermentioned steps. We consider these charge pump 
specifications: 
• Power supply voltage VDD = 0.7 V, minimal steady 
output voltage VOUT = 4 V, 
• Output load capacitance CL = 300 pF, output 
current IL = 4 μA, 
• Maximal output voltage ramp-up time tr = 150 μs. 
A. The number of stages 
Number of stages N was calculated as ratio of 
output voltage VOUT and voltage gain of one stage VE. 
Result value had to be an integer: 
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B. The clock frequency 
Initial clock frequency was selected as 
fCLK = 20 MHz. 
C. The size of transfer capacitor 
Value of transfer capacitance CT we calculated 
from known load capacitance CL, number of stages N, 
ramp-up time tr and clock frequency fCLK [2]: 
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D. The W/L of used transistors 
The MOSFETs M3 to M5 and MD are used for 
transfer charge. Thus these transistors should have 
conductance at least ten times higher than conductance 
matched to the output current [2]. Initial size of these 
MOSFETs must be estimated from I-V characteristics, 
only. 
The MOSFETs M1 to M2 cause losses of charge, 
but these MOSFETs are used for driving transistor M5 
only. Therefore, these MOSFETs must be designed 
relatively narrow.  
Parameters of used transistors are summarized in 
Table I. 
TABLE I.  PARAMETERS OF TRANSISTORS 
Transistor W (μm) L (μm) model 
M1 0.2 0.1 nmos_hvt 
M2 1 0.1 pmos_hvt 
M3 0.5 0.1 nmos_hvt 
M4 2.5 0.1 pmos_hvt 
M5 2.5 0.1 pmos_hvt 
MCT 30 10 nmos_hvt 
MD 20 0.8 nmos_na18v 
MBUFA 5 0.1 nmos_hvt 
MBUFB 12.5 0.1 pmos_hvt 
Transfer capacitor CT is realized as transistor MCT 
(we do not use MIM capacitors), thus capacity of this 
MOSFET must be calculated from derivation of I-V 
characteristics.  
MBUFA and MBUFB are used as clock buffers. 
Models nmos_hvt and pmos_hvt correspond to “high 
voltage” transistors with relatively high value of VT. 
Model nmos_na18v corresponds to native transistor 
for 1.8 V technology.  
Estimated area of chip for realization of proposed 
charge pump is listed in Table II, where N is number 
of stages, ASTAGES is area for realization of stages, 
ABUFDET is area for realization clock buffers and output 
detector, ATOTAL is area for realization proposed charge 
pump with required number of stages. 
TABLE II.  ESTIMATED AREA FOR REALIZATION OF CHARGE 
PUMP 
N ASTAGES (μm2) ABUFDET (μm2) ATOTAL (μm2) 
1 469 30 499 
2 998 30 1028 
3 1497 30 1527 
4 1996 30 2026 
5 2495 30 2525 
6 2994 30 3024 
IV. STUDY OF CLOCK FREQUENCY INFLUENCE TO 
EFFICIENCY AND OUTPUT VOLTAGE 
The aim of this part of simulations is to determine 
the influence of clock frequency to efficiency and 
output voltage. 
Block diagram of simulated charge pump is shown 
in Fig. 3. It is 6-stage charge pump (N=6). For other 
cases, number of stages are changed, only. Both clock 
signals are buffered by invertors with strong output 
stage. The last stage is a diode detector based on 
transistor MD. Output load is modeled by resistor RL 
and capacitor CL. Presented charge pump was powered 
from VDD = 0.7 V and both clock signals had the same 
amplitude 0.7 V, too. Symbol IS marks consumed 
current. Output voltage at load is marked VOUT.
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Figure 3.  Simplified schematic diagram of simulated charge pump for N=6. 
Number of stages N was varied from 1 to 6, clock 
frequency was set to values 10, 13.3, 20, 27, 40 MHz. 
Efficiency and output voltage dependency to the 
clock frequency and output current IL are shown in 
Fig. 4 and Fig. 5.  
Total efficiency calculates by (6) 
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where VOUT is output voltage, VDD is power 
voltage, IS is consumed current, RL is output load. 
Efficiency was varied from 38.47 % at frequency 
10 MHz to 28.64 % at frequency 40 MHz for nominal 
value of output current IL = 4 μA. For the same 
conditions, output voltage varies from 3.741 V to 
4.051 V. 
 
Figure 4.  Efficiency as function of IL for N=6. 
 
Figure 5.  Output voltage as function of IL for N=6. 
Simulation results for other number of stages (N 
varies from 1 to 6) of charge pump are summarized in 
Table III.  
TABLE III.  EFFICIENCY AND OUTPUT VOLTAGE FOR VARIOUS 
NUMBER OF STAGES AT OUTPUT CURRENT 4 μA 
N ζ (%) VOUT (V) 
1 69.53 to 59.33 1.275 to 1.290 
2 64.63 to 43.26 1.919 to 1.950 
3 60.06 to 47.07 2.540 to 2.590 
4 53.75 to 42.02 3.130 to 3.120 
5 47.79 to 37.30 3.638 to 3.762 
6 37.47 to 28.64 3.671 to 4.051 
V. MOSFETS SIZE INFLUENCE TO EFFICIENCY 
AND OUTPUT VOLTAGE 
The aim of this part of simulations is to determine 
influence of MOSFETs size to efficiency and output 
voltage. Thus sizes of all transistors were swept, but 
only one parameter was changed in one time, other 
sizes according Table I were left unchanged. Output 
load was set to constant value RL = 1 MΩ. These 
simulations were performed for 6-stage charge pump 
only. 
Next, the six variants of simulations are performed 
to determine influence of transistor dimensions. 
Variant #1: widths of transistors M4 and M5 were 
swept from 0.5 μm to 50 μm. The sizes of these 
transistors has the key influence to output voltage and 
efficiency, see Fig. 6. 
 
Figure 6.  Variant 1: Efficiency and output voltage as functions of 
W4,5. 
Variant #2: width of detector MD was swept from 
0.5 μm to 50 μm. The size of this transistor has 
primarily influence to the efficiency, see Fig. 7. 
Variant #3: width of transistor M3 was swept from 
0.2 μm to 10 μm. The size of this transistor has 
primarily influence to the output voltage, see Fig. 8. 
 Variant #4 and #5: widths of transistors M1 and 
M2 were swept from 0.2 μm to 10 μm or from 0.2 μm 
to 20 μm respectively. It is clear evident that 
transistors M1 and M2 must be narrowed, see Fig. 9. 
 
Figure 7.  Variant 2: Efficiency and output voltage as functions of 
WD. 
 
Figure 8.  Variant 3: Efficiency and output voltage as functions of 
W3. 
 
Figure 9.  Variant 4, 5: Efficiency and output voltage as functions 
of W1,2. 
Variant #6: width of transistor MCT was swept 
from 6 μm to 60 μm. The optimal size of this 
transistor is a compromise between efficiency and 
output voltage, see Fig. 10. 
 
Figure 10.  Variant 6: Efficiency and output voltage as functions of 
WCT. 
Variant #7: width of transistor MBUFA was swept 
from 1 μm to 20 μm and simultaneously width of 
transistor MBUFB was swept from 5 μm to 100 μm. 
Maximal value of efficiency ζ = 33.67 % for 
VOUT = 4.006 V occurs for WBUFA=1 μm and 
WBUFB=5 μm. This variant isn’t plotted, because 
differences of values of efficiency and output voltage 
were relatively small. 
VI. CONCLUSION 
Study of efficiency and output voltage versus clock 
frequency and MOSFETs sizing for proposed charge 
pump was performed. Results from this study can be 
used for complex optimization study performed in the 
next period.  
Parameters of MOSFETs and clock scheme were 
chosen according to previous study [8]. Analysis were 
performed by Eldo simulator version 2010.2b from 
Mentor Graphics Corporation. 
From the first part of simulations we can see that 
the efficiency increases with increasing load current 
and decreasing clock frequency. And reversely, the 
output voltage increases with decreasing load current 
and increasing clock frequency. 
Results from the second part of simulations is the 
key for optimization efficiency of presented charge 
pump. Values of efficiency and output voltage are 
ζ = 33.43 % and VOUT = 4.008 V for original sizes of 
MOSFETs according to Table I and load RL = 1 MΩ. 
The transistor sizing technique allows to improve 
the efficiency about ten percent. Dimensions of 
transistors M4, M5, MD and MCT have the key effect to 
efficiency, M3 has important effect to the output 
voltage. Effect of other transistors has predictable 
character and we may neglect effect of size of these 
transistors.  
The presented results are limited to pre-layout 
simulations only. The parasitic effects of higher orders 
(e.g. interlayer capacitance, metallic interconnection 
capacitance etc.) are neglected.  
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